AD9883 |
RFQ for AD9883 |
![]() |
| Technical/Catalog Information | AD9883A/PCB |
| Vendor | Analog Devices Inc. |
| Category | Development, Programming |
| Type | Video Decoder |
| Function | Flat Panel Display Interface |
| Usage | AD9883A |
| RoHS Status | RoHS Non-Compliant |
| Other Names | AD9883A PCB AD9883APCB |
| Product | Manufacturers | Pack | D/C |
| AD9883 | - | new | - |
The AD9883 is a complete 8-bit, 110 MSPS monolithic analog interface optimized for capturing RGB graphics signals from personal computers and work stations. Its 110 MSPS encode rate capability and full-power analog bandwidth of 300 MHz supports resolutions up to SXGA (1280 * 1024 at 60 Hz).
The AD9883 includes a 110 MHz triple ADC with internal 1.25 V reference, a PLL, and programmable gain, offset, and clamp control. The user provides only a 3.3 V power supply,analog input, and HSYNC and COAST signals. Three-state CMOS outputs may be powered from 2.5 V to 3.3 V.
The AD9883's on-chip PLL generates a pixel clock from HSYNC and COAST inputs. Pixel clock output frequencies range from 12 MHz to 110 MHz. PLL clock jitter is 500 ps p-p typical at 110 MSPS. When the COAST signal is presented, the PLL maintains its output frequency in the absence of HSYNC. A sampling phase adjustment is provided. Data, HSYNC and Clock output phase relationships are maintained. The AD9883 also offers full sync processing for composite sync and sync-on-green applications.
A clamp signal is generated internally or may be provided by the user through the CLAMP input pin. This interface is fully pro- grammable via a two-wire serial interface. Fabricated in an advanced CMOS process, the AD9883 is provided in a space-saving 80-lead LQFP surface mount plastic package and is specified over the 0°C to 70°C temperature range.
Typical Application |
Features |
| RGB Graphics ProcessingLCD Monitors and ProjectorsPlasma Display PanelsScan ConvertersMicrodisplaysDigital TV | 110 MSPS Maximum Conversion Rate300 MHz Analog Bandwidth0.5 V to 1.0 V Analog Input Range500 ps p-p PLL Clock Jitter at 110 MSPS3.3 V Power SupplyFull Sync ProcessingSync Detect for "Hot Plugging"Midscale ClampingPower-Down ModeLow Power: 500 mW TypicalComposite Sync Applications Require an External Coast |